

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Adrian P. Wise

Filed: February 5, 2001

For: MULTISTANDARD VIDEO
 DECODER AND DECOMPRESSION
 SYSTEM FOR PROCESSING
 ENCODED BIT STREAMS INCLUDING
 PIEPLINE PROCESSING AND
 METHODS RELATING THERETO

§
 §
 §
 §
 §
 §
 §
 §
 §
 §

Application No.: Not Yet Known

Art Unit: 2783 (anticipated)

Examiner: Follansbee, J. (anticipated)

Attorney Docket No.:

94100419(EP)USC1X1C1D8 PDDD

COMMUNICATION - SUBMISSION OF FORMAL DRAWINGS

BOX PATENT APPLICATION

Assistant Commissioner of Patents

Washington DC 20231

Sir:

FILING OF CORRESPONDENCE BY EXPRESS MAIL UNDER 37 C.F.R. § 1.10	
EL443264306US	2/5/01
Express Mail Label Number	Date of Deposit

Transmitted herewith are 169 formal drawings on 124 sheets.

In the event a fee is due, the Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment to Deposit Account No. 04-1175.

Respectfully submitted,

DISCOVISION ASSOCIATES



Richard Stokey
 Reg. No. 40,383

Date: 2/5/01

DISCOVISION ASSOCIATES
 INTELLECTUAL PROPERTY DEVELOPMENT
 P.O. Box 19616
 Irvine, California 92623
 (949) 660-5006

RS:sd




FIG. 1




FIG. 2(A)





FIG. 2(B)

FIG. 3A-1






FIG. 3B-1




FIG. 3B-2




FIG. 4




FIG. 5(A)




FIG. 5(B)

09778644-020503




FIG. 6




FIG. 7




FIG. 8(A)




FIG. 8(B)




FIG. 9(A)




FIG. 9(B)




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG.22

09776643.020501




FIG.23




FIG.24




FIG. 25




FIG. 26

0977644-00000
105020-7497460




FIG.27

0977644.020501




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32

09775641.020501




FIG.33




FIG.34





FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39




FIG.40




FIG.43

TIME




FIG.44

$\overline{\text{RAS}}$

DRAM_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM_data[31:0]




FIG.45

$\overline{\text{RAS}}$

DRAM_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM_data[31:0]




FIG.46




FIG.47



FIG.48




FIG. 49






FIG. 50

05/26/2014






FIG.53




FIG.54

09776643.020501




FIG.55




FIG.56




FIG.57




FIG.58





FIG.59






FIG. 61




FIG. 62




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66




FIG.67




FIG.70




FIG.71




FIG. 72




FIG. 73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left\{ \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right.$$

FIG.75

From Token buffer




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85




FIG. 86




FIG. 87




FIG. 88




FIG.89




FIG.90




FIG.9 I




FIG.92




FIG.93




FIG.94

6977644.020501
T05020.F4997760




FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

⋮

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG. 1 00




FIG. 101




FIG. 102




FIG. 103




FIG. 104




FIG. 1 05




FIG. 1 06




FIG. 107



FIG. 108




FIG. 109

0977641.020501




FIG. 110




FIG. 111




FIG. 112




FIG. 113




FIG. 114






FIG. 115






FIG. 118




FIG. 119




FIG. 120




FIG. 12 | A




FIG. 12 | B




FIG. 1 22




FIG. 1 23




FIG. 124




FIG. 125




FIG. 126




FIG. 128




FIG. 129




FIG. 130




FIG. 131




FIG. 132




FIG. 133




FIG. 134





FIG. 135



Key:-

coef
constant coefficient multiplier



adder, subtractor

FIG. 1 36




FIG. 137




FIG. 138




FIG. 139





FIG. 1 40



NOTE: "COMMON BLOCK" IS ENTIRELY COMBINATIONAL (NO LATCHING)




FIG. 141




FIG. 142




FIG. 143




FIG. 144




FIG. 145




FIG. 146




FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150




FIG. 151




FIG. 152

Read Cycle




FIG. I 53

00000-14967-20

Write Cycle




FIG. 154




FIG. 155




FIG. I 56




FIG. 157







FIG. 158






FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG. 16 I A

COMPONENT1 OFFSET 0x100 +


00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 16 I B

COMPONENT1 OFFSET 0x200 +

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 16 I C






FIG. 1 63A




FIG. 1 63B




FIG. 164





FIG. 165






FIG. 1 67




FIG. 1 68




FIG. 1 69